PATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

#### IN THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

### Listing of Claims:

1. (Currently Amended) A signal embedded in a carrier, the signal comprising a runlength limited (RLL) encoded binary d,k channel bitstream (3), wherein parameter d defines a minimum number and parameter k defines a maximum number of zeroes between any two ones of said bitstream (3) or vice versa, comprising:

RLL rows including a number of sections of respectively N successive RLL channel bits, called RLL rows (8-13, 45), each RLL row (8-13, 45) representing a parity-check code-word, called row parity-check code-word, in which a so-called row-based parity-check constraint for said RLL row (8-13, 45) has been realized;

characterized in that

wherein column parity-check rows having K sections of respectively N successive channel bits, called column parity-check

NL020300-amd-04-17-06.doc

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

rows (21, 22, 43, 44, 46), are located at predetermined positions of a group of M RLL rows (8-13, 45), K, N and M being integer values, said column parity-check rows (21, 22, 43, 44, 46) comprising a plurality of column parity-check enabling channel words (30, 42, 48),

wherein each of said column parity-check enabling channel words (30, 42, 48) realizes a so-called column-based parity-check constraint for all so-called corresponding segments (24-29) of at least said M RLL rows (8-13, 45) of said group that correspond to a specific column parity-check enabling channel word (30, 42, 48), hereby constituting for outputting a column parity-check codeword.

- 2. (Currently Amended) A The signal according to claim 1, characterized in that wherein the number K of column parity-check rows (21, 22, 43, 44, 46) is at least 2.
- 3.(Currently Amended) A—The signal according to claim 1, characterized in that wherein each one of said row parity-check code-words comprises a row parity-check enabling channel word (15-20) being appended to RLL encoded user data without itself

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

containing user data.

- 4. (Currently Amended) A The signal according to claim 1, characterized in that wherein each one of said row parity-check code-words comprises a row parity-check enabling channel word (15-20) being encoded user data.
- 5. (Currently Amended) A The signal according to claim 1, characterized in that wherein each of said row parity-check codewords comprises a parity-check bit  $p_{2H}$  realizing the row-based parity-check constraint

$$p_{2H} = Mod \left[ \sum_{i=0}^{N-1} i \cdot b_i, 2 \right]$$

which is at an encoder set to a predetermined value, known at an a decoder, that is, it is being either set to 0 or to 1, with  $b_i$  being successive bits of said d,k channel bitstream (3) of an RLL row (8-13, 45).

6.(Currently Amended) A\_The signal according to claim 1, characterized in that wherein said corresponding segments (24-29)

5

Apr 17 06 08:45p THLLP 6316655101

PATENT

p.6

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

of RLL rows (8-13, 45) being respectively a certain bit at a predetermined position of each of said RLL rows (8-13, 45) and a respective single-bit wide column parity-check enabling channel word or words (30, 42, 48) is or are located at the same position of each of said K column parity-check rows (21, 22, 43, 44, 46).

- 7. (Currently Amended) A—The signal according to claim 6, characterized in that wherein the number K of column parity-check rows (21, 22, 43, 44, 46) is an integer value with K  $\geq$  1/R, with R being the code rate of the RLL code with RLL constraints d and k.
- 8.(Currently Amended) A—The signal according to claim 7, characterized in that wherein each of said single-bit wide column parity-check enabling channel words (30, 42, 48)—is an encoded symbol of a parity-check bit  $p_{2v}$  realizing the column-based parity-check constraint

$$p_{2\nu} = \operatorname{mod}\left[\sum_{l=0}^{M+K-1} b_l, 2\right]$$

which is at the encoder set to a predetermined value, known at the decoder, that is, being either set to 0 or to 1, with b being

PATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

bits of the RLL rows (8-13, 45) of said group at a certain position, wherein the bits of said symbol are spread over said K column parity-check rows (21, 22, 43, 44, 46), one bit per row.

- 9.(Currently Amended) A—The signal according to claim 8, characterized in that wherein said symbol is selected from a number of different symbols realizing said column-based parity-check constraint p2V in order to realize the d,k constraints of the RLL code within said column parity-check rows (21, 22, 43, 44, 46) as well.
- 10.(Currently Amended) A\_The signal according to claim 6, characterized in that wherein said single-bit wide column parity-check enabling channel words (30, 42, 48) are located at each channel bit position of a column parity-check row (21, 22, 43, 44, 46), hereby constituting at every bit-wide column a column parity-check codeword.
- 11. (Currently Amended) A\_The signal according to claim 6, characterized in that\_wherein said single-bit wide column parity-

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

check enabling channel words (30, 42, 48)—are located at every second channel bit position only, hereby constituting at every second bit-wide column a column parity-check codeword.

- 12.(Currently Amended) A the signal according to claim 11, characterized in that wherein channel bits between said second bit positions are used as merging bits in order to realize said d,k constraints of said RLL code and/or any desired spectral property of the code like DC-control.
- 13. (Currently Amended) A\_The signal according to claim 1, characterized in that wherein said predetermined position of a row parity-check enabling channel word (15-20) is at the end of an RLL row (8-13, 45).
- 14. (Currently Amended) A\_The signal according to claim 1, characterized in that wherein said K column parity-check rows (21, 22, 43, 44, 46) are arranged successively.
  - 15. (Currently Amended) A\_The signal according to claim 1,

PATENT 10/511 316

Serial No. 10/511.216

Amendment in Reply to Office Action mailed on November 16, 2005

characterized in that wherein said M RLL rows (8-13, 45) are arranged successively.

- 16.(Currently Amended) A\_The signal according to claim 1, characterized in that wherein said predetermined position of said K column parity-check rows (21, 22, 43, 44, 46) is at the end of said group.
- 17. (Currently Amended) A—The signal according to claim 1, characterized in that wherein said predetermined position of said K column parity-check rows (21, 22, 43, 44, 46) is in front of said group.
- 18.(Currently Amended) A The signal according to claim 1, characterized in that wherein said predetermined position of said K column parity-check rows (21, 22, 43, 44, 46) is within said group.
- 19. (Currently Amended) A The signal according to claim 1, characterized in that wherein the number K of column parity-check rows (43, 44, 46) is two,

PATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed or November 16, 2005

each of said column parity-check rows is divided into segments (48-50) of at least two types, and in the case of two types, of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ ,  $N_1$  and  $N_2$  being integer values,  $N_1$  being the width of the first column parity-check segment and  $N_2$  being the width of the second parity-check segment,

wherein in each column parity-check row (43, 44, 46)—only every second segment (48-50)—is a column parity-check enabling channel word,—(48)—and

wherein only one of both column parity-check rows (43, 44, 46) starts with a column parity-check enabling channel word (48),

whereas in the other column parity-check row the first column parity-check enabling channel word (48) is at the second segment position.

20. (Currently Amended) A The signal according to claim 19, characterized in that wherein within each column parity-check row (21, 22, 43, 44, 46) the so-called merging segments (49, 50) in front of or behind a column parity-check enabling channel word (48) do not contain any user data, but are designed such to realize said

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

d,k constraints of said RLL code and/or any desired spectral property of the code like DC-control.

- characterized in that wherein in the first one of both column parity-check rows (43) the parity-check information of each column parity-check enabling channel word (48) realizes said parity-check constraint only for said column parity-check enabling channel word (48) in addition to said corresponding segments of said M RLL rows (8-13, 45) of said group.
- characterized in that wherein in the second one of both column parity-check rows (44)—the parity-check information of each column parity-check enabling channel word (48)—realizes said parity-check constraint only for said column parity-check enabling channel word (48)—in addition to said corresponding segments of said M RLL rows (8-13, 45)—of said group.
  - 23. (Currently Amended) A The signal according to claim 21,

NL020300-amd-04-17-06.doc

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

characterized in that wherein in the second one of both column parity-check rows (44) the parity-check information of each column parity-check enabling channel word (48) realizes said parity-check constraint for said column parity-check enabling channel word (48) as well as the corresponding merging segment (49) of said first column parity-check row (43) in addition to said corresponding segment of said M RLL rows (8-13, 45) of said group.

- 24.(Currently Amended) A—The signal according to claim 19, characterized in that wherein said segment or channel word widths  $N_1$  and  $N_2$  are in the range of  $d \le N_{1,2} \le k$ .
- 25. (Currently Amended) A The signal according to claim 21, characterized in that wherein said parity-check constraint is

$$V = \text{Mod}\left[\sum_{j=1}^{M+1} w_j, q_1\right]$$

being set to a predetermined value at the encoder, known at the decoder, and is preferably set to 0, wherein j is a unique index associated with each RLL row (8-13, 45) for  $1 \le j \le M$  and an index associated with the actual column parity-check row for j =

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

M + 1, and

wherein  $w_i$  is a unique index associated with each word  $W_j$  which defines one of a number of possible d,k constrained sequences of said segment width  $(N_1,\ N_2)$ , wherein such a word  $W_j$  is comprised in each corresponding segment.

26.(Currently Amended) A\_The signal according to claim 23, characterized in that wherein said column based parity-check constraint is

$$V = \operatorname{Mod}\left[\sum_{j=1}^{M+2} w_j, q_1\right]$$

being set to a predetermined value at the encoder, known at the decoder, and is preferably set to 0, wherein j is a unique index associated with each RLL row for  $1 \le j \le M$  and with each column parity-check row for j = M + 1, M + 2, and wherein w, is a unique index associated with each word W, which defines one of the a number of possible d,k constrained sequences of said segment width  $(N_1, N_2)$ , wherein such a word W, is comprised in each corresponding segment.

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

27. (Currently Amended) A The signal according to claim 25, characterized in that wherein said unique index w, is

$$w_j = \sum_{i=0}^{N_{1,2}-1} b_i^j \cdot N_d(i)$$

wherein  $b_i^j$  denotes bit number i of word W, in row j and wherein  $N_d(i)$  is the number of possible d,k constrained sequences of length i.

- 28. (Currently Amended) A The signal according to claim 1, characterized by further comprising a waveform comprising said d,k channel bitstream, wherein said waveform transitions between two states (land, pit) whenever a one occurs in said d,k channel bitstream (3) and keeps its actual state whenever a zero occurs in said d,k channel bitstream (3)—or vice versa.
- 29. (Currently Amended) A processor readable storage medium storing a signal according to any one of claims 1 to 28.
- 30.(Currently Amended) A\_The storage medium according to claim 29, characterized in that wherein said storage medium is a

PATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

recorded optical, magnetic, or magneto-optical disc or recoded magnetic tape.

31. (Currently Amended) A method for encoding a stream of user data bits comprising the steps\_acts\_of:

runlength limited (RLL) encoding said stream of user data bits into a binary d,k channel bitstream (3) comprising RLL rows including a number of sections of respectively N successive RLL channel bits, called RLL rows (8-13, 45), wherein parameter d defines a minimum number and parameter k defines a maximum number of zeroes between any two ones of said bitstream (3) or vice versa, each RLL row (8-13, 45) representing a parity-check code-word, called row parity-check code-word in which a so-called row-based parity-check constraint for said RLL row (8-13, 45) has been realized,

characterized by the further step of

generating <u>column parity-check rows including</u> K sections of respectively N successive channel bits, <del>called column parity-check</del> rows (21, 22, 43, 44, 46), at predetermined positions of a group of M RLL rows (8-13, 45), K, N and M being integer values, said column

Serial No. 13/511,216

Amendment in Reply to Office Action mailed on November 15, 2005

parity-check rows (21, 22, 43, 44, 46) comprising a plurality of column parity-check enabling channel words (30, 42, 48),

wherein each of said column parity-check enabling channel words (30, 42, 48) realizes a so-called column-based parity-check constraint for so-called corresponding segments (24-29) of at least said M RLL rows (8-13, 45) of said group that correspond to a specific column parity-check enabling channel word (30, 42, 48), hereby constituting a column parity-check codeword.

- 32. (Currently Amended) A The method according to claim 31, characterized by further comprising the act of generating a signal according to any one of claims 1 to 28 or 49 to 51.
- 33. (Currently Amended) A device for encoding a stream of user data bits comprising:

encoding means for runlength limited (RLL) encoding a stream of user data bits into a binary d,k channel bitstream (3) comprising a number of sections of respectively N successive RLL channel bits, called RLL rows (8-13, 45), wherein parameter d defines a minimum number and parameter k defines a maximum number

PATENT
Serial No. 13/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

of zeroes between any two ones of said bitstream (3) or vice versa, wherein each RLL row (8-13, 45) represents a parity-check code-word, called row parity-check code-word in which a so-called row-based parity-check constraint for said RLL row (8-13, 45) has been realized,

### characterized in that

wherein said encoding means being—is designed for generating column parity-check rows including K sections of respectively N successive channel bits, called column parity-check rows (21, 22, 43, 44, 46), at predetermined positions of a group of M RLL rows (8-13, 45), K, N and M being integer values, said column parity-check rows (21, 22, 43, 44, 46) comprising a plurality of column parity-check enabling channel words (30, 42, 48), wherein each of said column parity-check enabling channel words (30, 42, 48) realizes a so-called column-based parity-check constraint for all so-called corresponding segments (24-29) of at least said M RLL rows (8-13, 45) of said group that correspond to a specific column parity-check enabling channel word. (30, 42, 48), hereby constituting a column parity-check codeword.

17

FATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

- 34. (Currently Amended) A The device according to claim 33, characterized in that said device further comprising means for performing a method according to claim 31 in order to generate a signal according to any one of claims 1 to 28 or 49 to 51.
- 35. (Currently Amended) A method for decoding a signal according to claim 1, comprising the steps\_acts\_of:

checking for each RLL row (8-13, 45) a so-called row-based parity-check constraint,

checking for each column parity-check segment (30, 42, 48) of said column parity-check rows (21, 22, 43, 44, 46) a so-called column-based parity-check constraint along all corresponding segments (24-29) of at least said M RLL rows (8-13, 45) that correspond to said column parity-check enabling channel word (30, 42, 48), and

determining an erroneous channel word (51) based on said checking\_steps\_acts.

36.(Currently Amended) A\_The method according to claim 35, wherein said determining step\_act\_includes locating an erroneous

NL020300-amd-04-17-06.dcc

THLLP

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

segment (33, 51) at a crossing point of

- a) an erroneous RLL row (31, 52) that violates said row-based parity-check constraint for said RLL row, and
- b) an erroneous column (32, 53)—comprising all corresponding segments (24-29)—that correspond to a specific column parity-check enabling channel word—(30, 42, 48), wherein said column (32, 53) violates said column-based parity-check constraint.
- 37. (Currently Amended) A The method according to claim 36, wherein an a located erroneous segment (33, 51) is corrected if a single erroneous segment occurs.
- 38.(Currently Amended) A—The method according to claim 35, wherein said determining step\_act\_is further based on channel side-information if more than a single erroneous segment (33, 51) occurs.
- 39.(Currently Amended) A—The method according to claim 38, wherein said channel side-information is phase-error information of bit transitions in the channel words of the segments at said

p.20

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

crossing points.

- 40.(Currently Amended) A\_The method according to claim 39, wherein a phase-error with the largest absolute value is determined and the corresponding one-bit of the d,k channel bitstream (3)—is shifted by one bit position.
- 41. (Currently Amended) A The method according to claim 35, wherein said signal comprises said column parity-check enabling channel words (30, 42, 48) at every second channel bit position only, and wherein said determining step act includes, upon detecting a first erroneous column (32, 53), the step act of deciding whether another erroneous column is positioned to the left or to the right of said first erroneous column (32, 53).
- 42. (Currently Amended) A The method according to claim 41, wherein said decision step act is based on channel-side information.
  - 43. (Currently Amended) A The method according to claim 35,

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

wherein said signal comprises segments  $\frac{(24-29)}{}$  of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ , and

wherein a single-bit transition-shift error is determined internal of such a segment—(24-29), namely

a) a transition-shift error is determined from bit position i to the right to bit position i+1, if the detected column-based parity-check constraint is detected as

$$\boldsymbol{V}_{\text{as-detected}} = \boldsymbol{N}_d \left( i + 1 \right) - \boldsymbol{N}_d \left( i \right)$$

and

b) a transition-shift error is determined from bit position i to the left to bit position i-1, if the detected column-based parity-check constraint is detected as

$$V_{\text{as-delected}} = N_d(i-1) - N_d(i)$$

wherein  $N_d$  (i-1),  $N_d$  (i)  $N_d$  (i+1) are the numbers of possible d,k constrained sequences of length i - 1, i, i + 1, respectively.

44.(Currently Amended) A—The method according to claim 35, wherein said signal comprises segments (24-29) of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ , and wherein a single-bit transition-shift error is determined

6316655101

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed or November 16, 2005

crossing the left boundary of such a segment (24-29), namely

a) a transition-shift error is determined from the last bit position of the previous segment (24-29) to the first bit position of the present segment (24-29), if the detected column-based parity-check constraint is detected for the present column as  $V_{\rm as-detected,\,present} = +N_d(0)$ 

and if the detected column-based parity-check constraint is detected for the previous column as

$$V_{\text{as-detected, previous}} = -N_d (N_{1,2} - 1)$$

or

b) a transition-shift error is determined from the first bit position of the present segment (24-29) to the last bit position of the previous segment (24-29), if the detected column-based parity-check constraint is detected for the present column as

$$V_{\rm as-detected,\,present} = -N_d(0)$$

and if the detected column-based parity-check constraint is detected for the previous column as

$$V_{\rm as-detected, previous} = +N_d(N_{\rm 1,2}-1)$$

wherein  $N_d$  (0) = 1 and  $N_d$  (N $_{1,2}$  - 1) is the number of possible d,k constrained sequences of length  $N_{1,2}$  - 1.

22

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

- 45. (Currently Amended) A—The method according to claim 35, wherein said signal comprises segments (24-29) of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ , and wherein a single-bit transition-shift error is determined crossing the right boundary of such a segment (24-29), namely
- a) a transition-shift error is determined from the last bit position of the present segment (24-29) to the first bit position of the subsequent segment (24-29), if the detected column-based parity-check constraint is detected for the present column as  $V_{\text{as-detected, present}} = -N_d (N_{1,2}-1)$

and if the detected column-based parity-check constraint is detected for the subsequent column as

$$V_{\text{as-detected, subsequent}} = +N_d(0)$$

or

b) a transition-shift error is determined from the first bit position of the subsequent segment (24-29) to the last bit position of the present segment (24-29), if the detected column-based parity-check constraint is detected for the present column as  $V_{\text{as-detected, present}} = +N_d(N_{1,2}-1)$ 

NL020300-amd-04-17-06.doc

PATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

and if the detected column-based parity-check constraint is detected for the subsequent column as

 $V_{\text{as-detected, subsequent}} = -N_d(0)$ 

wherein  $N_d$  (0) = 1 and  $N_d$  (N<sub>1,2</sub> - 1) is the number of possible d,k constrained sequences of length  $N_{1,2}$  - 1.

46.(Currently Amended) A—The method according to claim 43, wherein a segment (24-29) with a determined single-bit transition-shift error is corrected by being replaced by a segment (24-29) having said unique index

$$w_j = w'_j - V_{as-detected}$$

wherein  $w'_{j}$  is an as-detected index of said segment  $\frac{(24-29)}{}$  to be replaced, wherein

$$w'_{j} = \sum_{i=0}^{N_{1,2}-1} b_{i}^{ij} \cdot N_{d}(i)$$

wherein  $b_i^{ij}$  denotes as-detected bit-value for the bit with number i of said segment (24-29) in row j and wherein  $N_c(i)$  is the number of possible d,k constrained sequences of length i.

47. (Currently Amended) A device for decoding a signal

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

according to claim 1, comprising:

- parity-check means for checking for each RLL row (8-13, 45) a row-based parity-check constraint, and for checking for each column parity-check enabling channel word (30, 42, 48) of said column parity-check rows (21, 22, 43, 44, 46) a so-called column-based parity-check constraint along all corresponding segments (24-29) of at least said M RLL rows (8-13, 45) that correspond to said column parity-check enabling channel word (30, 42, 48), and
- determining means for determining an erroneous channel word (51) based on the result of said parity-checking.
- 48. (Currently Amended) A The device according to claim 47, wherein said device comprising means for performing a method according to any one of claims 35 to 46.
- 49. (Currently Amended) A The signal according to claim 22, characterized in that wherein said parity-check constraint is

$$V = \text{Mod}\left[\sum_{j=1}^{M+1} w_j, q_1\right]$$

being set to a predetermined value at the encoder, known at the

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

decoder, and is preferably set to 0, wherein j is a unique index associated with each RLL row (8-13, 45) for  $1 \le j \le M$  and an index associated with the actual column parity-check row for j = M + 1, and

wherein  $w_j$  is a unique index associated with each word  $W_j$  which defines one of a number of possible d,k constrained sequences of said segment width  $(N_1,\ N_2)$ , wherein such a word  $W_j$  is comprised in each corresponding segment.

$$w_j = \sum_{i=0}^{N_{1,2}-1} b_i^J \cdot N_d(i)$$

wherein  $b_i'$  denotes bit number i of word  $W_j$  in row j and wherein  $N_d$  (i) is the number of possible d,k constrained sequences of length i.

51. (Currently Amended) A The signal according to claim 49, characterized in that wherein said unique index w, is

PATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

$$w_{j} = \sum_{i=0}^{N_{1,2}-1} b_{i}^{j} \cdot N_{d}(i)$$

wherein  $b_i^{\,\prime}$  denotes bit number i of word W, in row j and wherein N\_d (i) is the number of possible d,k constrained sequences of length i.

- 52. (Currently Amended) A The method according to claim 31, characterized by further comprising the act of storing the signal on a storage medium.
- 53. (Currently Amended) A The method according to claim 32, characterized by further comprising the act of storing the signal on a storage medium.
- 54. (Currently Amended) A The device according to claim 33, characterized in that said device further comprising means for performing a method according to claim 32.
- 55. (Currently Amended) A\_The device according to claim 33, characterized in that said device\_further comprising means for

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

storing the signal on a storage medium.

- 56. (Currently Amended) A The device according to claim 34, characterized in that said device further comprising means for storing the signal on a storage medium.
- 57. (Currently Amended) A—The method for decoding a signal according to any one of claims 35-47, further comprising reading the signal from a storage medium.
- 58. (Currently Amended) A method of decoding a\_the\_signal according to any one of claims 2 to 28 or 49 to 51 or a signal encoded according to the method of claim 31, comprising the steps acts\_of:

checking for each RLL row (8-13, 45) a so-called row-based parity-check constraint,

checking for each column parity-check segment (30, 42, 48) of said column parity-check rows (21, 22, 43, 44, 46) a so-called column-based parity-check constraint along all corresponding segments (24-29) of at least said M RLL rows (8-13, 45) that

NL020300-amd-04-17-06.doc

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

correspond to said column parity-check enabling channel word (30, 42, 48), and

determining an erroneous channel word (51) based on said checking steps acts.

- 59. (Currently Amended) A\_The method according to claim 58, wherein said determining step\_act\_includes locating an erroneous segment (33, 51) at a crossing point of
- a) an erroneous RLL row (31, 52) that violates said rowbased parity-check constraint for said RLL row, and
- b) an erroneous column (32, 53) comprising all corresponding segments (24-29) that correspond to a specific column parity-check enabling channel word (30, 42, 48), wherein said column (32, 53) violates said column-based parity-check constraint.
- 60.(Currently Amended) A\_The\_method according to claim 59, wherein an\_a\_located erroneous segment (33, 51)—is corrected if a single erroneous segment occurs.
  - 61. (Currently Amended) A\_The method according to claim 58,

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

wherein said determining step\_act is further based on channel sideinformation if more than a single erroneous segment (33, 51) occurs.

- 62. (Currently Amended) A\_The method according to claim 61, wherein said channel side-information is phase-error information of bit transitions in the channel words of the segments at said crossing points.
- 63. (Currently Amended) A\_The\_method according to claim 62, wherein a phase-error with the largest absolute value is determined and the corresponding one-bit of the d,k channel bitstream (3) is shifted by one bit position.
- 64. (Currently Amended) A\_The method according to claim 58, wherein said signal comprises said column parity-check enabling channel words (30, 42, 48) at every second channel bit position only, and wherein said determining step\_act\_includes, upon detecting a first erroneous column (32, 53), the step act of deciding whether another erroneous column is positioned to the left

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

or to the right of said first erroneous column (32, 53).

- 65. (Currently Amended) A The method according to claim 64, wherein said decision step act is based on channel-side information.
- 66.(Currently Amended) A—The method according to claim 58, wherein said signal comprises segments (24-29)—of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ , and

wherein a single-bit transition-shift error is determined internal of such a segment (24-29), namely

a) a transition-shift error is determined from bit position i to the right to bit position i+1, if the detected column-based parity-check constraint is detected as

$$V_{\text{as-detected}} = N_d(i+1) - N_d(i)$$

and

b) a transition-shift error is determined from bit position i to the left to bit position i-1, if the detected column-based parity-check constraint is detected as

$$V_{\text{us-detecred}} = N_d(i-1) - N_d(i)$$

wherein  $N_d$  (i-1),  $N_d$ (i) and  $N_d$  (i+1) are the numbers of

31

NL020300-amd-04-17-06.doc

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

possible d,k constrained sequences of length i - 1, i, i + 1, respectively.

- 67. (Currently Amended) A—The method according to claim 58, wherein said signal comprises segments (24-29) of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ , and wherein a single-bit transition-shift error is determined crossing the left boundary of such a segment (24-29), namely
- a) a transition-shift error is determined from the last bit position of the previous segment (24-29)—to the first bit position of the present segment—(24-29), if the detected column-based parity-check constraint is detected for the present column as  $V_{\rm as-detected, present} = +N_d(0)$

and if the detected column-based parity-check constraint is detected for the previous column as

$$V_{\text{as-detected, previous}} = -N_d(N_{1,2} - 1)$$

or

b) a transition-shift error is determined from the first bit position of the present segment (24-29) to the last bit position of the previous segment (24-29), if the detected column-based parity-check constraint is detected for the present column as

p.33

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

$$V_{\rm as-detected, present} = -N_d(0)$$

and if the detected column-based parity-check constraint is detected for the previous column as

$$V_{\text{as-detected, previous}} = +N_d (N_{1,2} - 1)$$

wherein  $N_d$  (0) = 1 and  $N_d$  ( $N_{1,2}$  - 1) is the number of possible d,k constrained sequences of length  $N_{1,2}$  - 1.

68.(Currently Amended) A The method according to claim 58, wherein said signal comprises segments (24-29) of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ , and

wherein a single-bit transition-shift error is determined crossing the right boundary of such a segment (24-29), namely

a) a transition-shift error is determined from the last bit position of the present segment (24-29) to the first bit position of the subsequent segment (24-29), if the detected column-based parity-check constraint is detected for the present column as

$$V_{\rm as-detected,\ present} = -N_d \, (N_{\rm 1,2} - 1)$$

and if the detected column-based parity-check constraint is detected for the subsequent column as

$$V_{\text{ns-detected, subsequent}} = +N_d(0)$$

PATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

or

b) a transition-shift error is determined from the first bit position of the subsequent segment (24-29) to the last bit position of the present segment (24-29), if the detected column-based parity-check constraint is detected for the present column as  $V_{\rm as-detected, \, present} = +N_d (N_{1,2}-1)$ 

and if the detected column-based parity-check constraint is detected for the subsequent column as

 $V_{\text{as-detected, subsequent}} = -N_d(0)$ 

wherein  $N_d$  (0) = 1 and  $N_d$  (N\_{1,2} - 1) is the number of possible d,k constrained sequences of length  $N_{1,2}$  - 1.

69.(Currently Amended) A The method according to claim 66, wherein a segment (24-29) with a determined single-bit transition-shift error is corrected by being replaced by a segment (24-29) having said unique index

 $w_i = w'_j - V_{as-detected}$ 

wherein  $w'_{j}$  is an as-detected index of said segment  $\frac{(24-29)}{}$  to be replaced, wherein

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

$$w'_{j} = \sum_{i=0}^{N_{1,2}-1} b_{i}^{i,j} \cdot N_{d}(i)$$

wherein  $b_i^{\prime}$  denotes as-detected bit-value for the bit with number i of said segment (24-29) in row j and wherein  $N_d(i)$  is the number of possible d,k constrained sequences of length i.

70.(Currently Amended) A method of decoding a signal encoded according to the method of claim 32, comprising the steps acts of:

checking for each RLL row (8-13, 45) a so-called row-based parity-check constraint,

checking for each column parity-check segment (30, 42, 48) of said column parity-check rows (21, 22, 43, 44, 46) a so-called column-based parity-check constraint along all corresponding segments (24-29) of at least said M RLL rows (8-13, 45) that correspond to said column parity-check enabling channel word—(30, 42, 48), and

determining an erroneous channel word (51) based on said checking steps acts.

71. (Currently Amended) A The method according to claim 70,

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

wherein said determining step\_act\_includes locating an erroneous segment (33, 51) at a crossing point of

- a) an erroneous RLL row (31, 52) that violates said row-based parity-check constraint for said RLL row, and
- b) an erroneous column (32, 53) comprising all corresponding segments (24-29) that correspond to a specific column parity-check enabling channel word (30, 42, 48), wherein said column (32, 53) violates said column-based parity-check constraint.
- 72.(Currently Amended) A The method according to claim 71, wherein an a located erroneous segment (33, 51) is corrected if a single erroneous segment occurs.
- 73.(Currently Amended) A The method according to claim 70, wherein said determining step act is further based on channel side-information if more than a single erroneous segment (33, 51) occurs.
- 74. (Currently Amended) A The method according to claim 73, wherein said channel side-information is phase-error information of

36

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

bit transitions in the channel words of the segments at said crossing points.

- 75. (Currently Amended) A—The method according to claim 74, wherein a phase-error with the largest absolute value is determined and the corresponding one-bit of the d,k channel bitstream (3)—is shifted by one bit position.
- 76.(Currently Amended) A—The method according to claim 70, wherein said signal comprises said column parity-check enabling channel words (30, 42, 48) at every second channel bit position only, and wherein said determining step act includes, upon detecting a first erroneous column (32, 53), the step act of deciding whether another erroneous column is positioned to the left or to the right of said first erroneous column (32, 53).
- 77. (Currently Amended) A The method according to claim 76, wherein said decision step act is based on channel-side information.

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

78.(Currently Amended) A The method according to claim 70, wherein said signal comprises segments (24-29) of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ , and

wherein a single-bit transition-shift error is determined internal of such a segment (24-29), namely

a) a transition-shift error is determined from bit position i to the right to bit position i+1, if the detected column-based parity-check constraint is detected as

 $V_{\text{as-detected}} = N_d(i+1) - N_d(i)$ and

b) a transition-shift error is determined from bit position i to the left to bit position i-1, if the detected column-based parity-check constraint is detected as

 $V_{\text{as-detected}} = N_d (i-1) - N_d (i)$ 

wherein  $N_d(i-1)$ ,  $N_d(i)$  and  $N_d(i+1)$  are the numbers of possible d,k constrained sequences of length i-1, i, i+1, respectively.

79.(Currently Amended) A—The method according to claim 70, wherein said signal comprises segments  $\frac{(24-29)}{}$  of more than one successive channel bits of alternating segment width N, or N<sub>2</sub>, and

THLLP 6316655101 p.39

PATENT Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

wherein a single-bit transition-shift error is determined crossing the left boundary of such a segment (24-29), namely

a) a transition-shift error is determined from the last bit position of the previous segment (24-29) to the first bit position of the present segment (24-29), if the detected column-based parity-check constraint is detected for the present column as  $V_{\text{as-detected, present}} = +N_d(0)$ 

and if the detected column-based parity-check constraint is detected for the previous column as

$$V_{\text{as-detected, previous}} = -N_d (N_{1,2} - 1)$$

OT

Apr 17 06 08:52p

b) a transition-shift error is determined from the first bit position of the present segment (24-29) to the last bit position of the previous segment (24-29), if the detected column-based parity-check constraint is detected for the present column as

$$V_{\text{as-detected, present}} = -N_d(0)$$

and if the detected column-based parity-check constraint is detected for the previous column as

$$V_{\text{as-detected, previous}} = +N_d(N_{1,2}-1)$$

wherein  $N_d(0) = 1$  and  $N_d(N_{1,2} - 1)$  is the number of possible

NL020300-amd-04-17-06.doc

PATENT

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005 d,k constrained sequences of length  $N_{1,2}\,-\,1.$ 

- 80.(Currently Amended) A The method according to claim 70, wherein said signal comprises segments (24-29) of more than one successive channel bits of alternating segment width  $N_1$  or  $N_2$ , and wherein a single-bit transition-shift error is determined crossing the right boundary of such a segment (24-29), namely
- a) a transition-shift error is determined from the last bit position of the present segment (24-29) to the first bit position of the subsequent segment (24-29), if the detected column-based parity-check constraint is detected for the present column as  $V_{\text{as-detected, present}} = -N_d\left(N_{1,2}-1\right)$

and if the detected column-based parity-check constraint is detected for the subsequent column as

$$V_{\text{as-detected, subsequent}} = +N_d(0)$$

or

b) a transition-shift error is determined from the first bit position of the subsequent segment (24-29)—to the last bit position of the present segment—(24-29), if the detected column-based parity-check constraint is detected for the present column as

Apr 17 06 08:52p THLLP 6316655101

PATENT

p.41

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

$$V_{\rm as-detected, \ present} = + N_d (N_{1,2} - 1)$$

and if the detected column-based parity-check constraint is detected for the subsequent column as

$$V_{\text{as-detected, subsequent}} = -N_d(0)$$

wherein  $N_{d}(0)=1$  and  $N_{d}$   $(N_{1,2}-1)$  is the number of possible d,k constrained sequences of length  $N_{1,2}-1$ .

81.(Currently Amended) A—The method according to claim 78, wherein a segment (24-29)—with a determined single-bit transition-shift error is corrected by being replaced by a segment (24-29) having said unique index

$$W_j = W'_j - V_{as-detected}$$

wherein  $w'_{j}$  is an as-detected index of said segment  $\frac{(24-29)}{}$  to be replaced, wherein

$$w'_{f} = \sum_{i=0}^{N_{1,2}-1} b_{i}^{ij} \cdot N_{d}(i)$$

wherein  $b_i''$  denotes as-detected bit-value for the bit with number i of said segment (24-29) in row j and wherein  $N_d(i)$  is the number of possible d,k constrained sequences of length i.

Serial No. 10/511,216

Amendment in Reply to Office Action mailed on November 16, 2005

- 82. (Currently Amended) A device for decoding a signal according to any one of claims 2 to 28 or 49 to 51 or a signal encoded according to the method of claim 31, comprising:
- parity-check means for checking for each RLL row (8-13, 45) a row-based parity-check constraint, and for checking for each column parity-check enabling channel word (30, 42, 48) of said column parity-check rows (21, 22, 43, 44, 46) a so-called column-based parity-check constraint along all corresponding segments (24-29) of at least said M RLL rows (8-13, 45) that correspond to said column parity-check enabling channel word (30, 42, 48), and
- determining means for determining an erroneous channel word (51) based on the result of said parity-checking.
- 83.(Currently Amended) A device for decoding a signal encoded according to the method of claim 32, comprising:
- parity-check means for checking for each RLL row (8-13, 45)—a row-based parity-check constraint, and for checking for each column parity-check enabling channel word (30, 42, 48) of said column parity-check rows (21, 22, 43, 44, 46) a so-called column-based parity-check constraint along all corresponding segments (24.

Serial No. 10/511,216

Amendment in Reply to Office Action mailed or November 16, 2005

29) of at least said M RLL rows (8-13, 45) that correspond to said column parity-check enabling channel word (30, 42, 48), and

- determining means for determining an erroneous channel word (51) based on the result of said parity-checking.

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING

FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER:

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.